dirk
/
FastclockRF
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
Based on ESP8266 heltec board with SD1306 driven OLED display and nRF24 module.
4 Commits 1 Branch 0 Tags 444 KiB
C++ 88.1%
C 11.5%
Shell 0.3%
Go to file
Dirk Jahnke bb141a2615 1st compiling version, display seems to be ok, RF not tested. 2018-11-06 22:54:26 +01:00
fs First commit, not compiling (stuck in RadioHead library). 2018-11-05 16:27:01 +01:00
src 1st compiling version, display seems to be ok, RF not tested. 2018-11-06 22:54:26 +01:00
tools First commit, not compiling (stuck in RadioHead library). 2018-11-05 16:27:01 +01:00
.gitignore First commit, not compiling (stuck in RadioHead library). 2018-11-05 16:27:01 +01:00
LICENSE First commit, not compiling (stuck in RadioHead library). 2018-11-05 16:27:01 +01:00
README.md Added basic info to README. 2018-11-05 16:34:09 +01:00
mos.yml Still not compiling, yield() function cannot be resolved. 2018-11-05 17:22:27 +01:00

README.md

Fastclock for model railroads

Based on nRF24 module, this is a fastclock solution for operating model railroads e.g. like within FREMO association.

This is the master (controller) implementation. It uses an ESP8266 based board with a 0,91" OLED display (SD1306 based) as controller and a nRF24-L01 module to send the fastclock information to the clients. Controlling happens through WLAN based web page served by this module.